

# Dual Very Low Noise Precision Operational Amplifier

**OP270** 

#### **FEATURES**


Very Low Noise 5 nV/ $\sqrt{\text{Hz}}$  @ 1 kHz Max Excellent Input Offset Voltage 75  $\mu$ V Max Low Offset Voltage Drift 1  $\mu$ V/°C Max Very High Gain 1500 V/mV Min Outstanding CMR 106 dB Min Slew Rate 2.4 V/ $\mu$ s Typ Gain Bandwidth Product 5 MHz Typ Industry-Standard 8-Lead Dual Pinout

#### **GENERAL DESCRIPTION**

The OP270 is a high performance, monolithic, dual operational amplifier with exceptionally low voltage noise, 5 nV/ $\overline{\text{Hz}}$  max at 1 kHz. It offers comparable performance to ADI's industry standard OP27.

The OP270 features an input offset voltage below 75  $\mu$ V and an offset drift under 1  $\mu$ V/°C, guaranteed over the full military temperature range. Open-loop gain of the OP270 is over 1,500,000 into a 10 k $\Omega$  load, ensuring excellent gain accuracy and linearity, even in high gain applications. Input bias current is under 20 nA, which reduces errors due to signal source resistance. The OP270's CMR of over 106 dB and PSRR of less than 3.2  $\mu$ V/V significantly reduce errors due to ground noise and power supply fluctuations. Power consumption of the dual OP270 is one-third less than two OP27s, a significant advantage for power conscious applications. The OP270 is unity-gain stable with a gain bandwidth product of 5 MHz and a slew rate of 2.4 V/ $\mu$ s.

#### **CONNECTION DIAGRAMS**




The OP270 offers excellent amplifier matching, which is important for applications such as multiple gain blocks, low noise instrumentation amplifiers, dual buffers, and low noise active filters.

The OP270 conforms to the industry-standard 8-lead DIP pinout. It is pin compatible with the MC1458, SE5532/A, RM4558, and HA5102 dual op amps, and can be used to upgrade systems using those devices.

For higher speed applications, the OP271, with a slew rate of 8 V/ $\mu$ s, is recommended. For a quad op amp, see the OP470.

#### SIMPLIFIED SCHEMATIC

(One of Two Amplifiers Is Shown)



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

## $\label{eq:continuous} OP270-SPECIFICATIONS \ (V_S = \pm 15 \ V, \ T_A = 25^{\circ}C, \ unless \ otherwise \ noted.)$

			0	P270I	Ξ.	OP270F			OP270G			
PARAMETER	SYMBOL	CONDITIONS			MAX	MIN		MAX	MIN		MAX	UNIT
Input Offset Voltage	Vos			10	75		20	150		50	250	μV
Input Offset Current	los	$V_{CM} = 0 V$		1	10		3	15		5	20	nA
Input Bias Current	$I_{B}$	$V_{CM} = 0 V$		5	20		10	40		15	60	nA
Input Noise Voltage	e <sub>n</sub> p-p	0.1 Hz to 10 Hz (Note 1)		80	200		80	200		80		nV p-p
Input Noise		$f_0 = 10 \text{ Hz}$		3.6	6.5		3.6	6.5		3.6		nV/√Hz
Voltage Density		$f_0 = 100 \text{ Hz}$		3.2	5.5		3.2	5.5		3.2		nV/√Hz
	e <sub>n</sub>	$f_O = 1 \text{ kHz}$ (Note 2)		3.2	5.0		3.2	5.0		3.2		nV/√Hz
Input Noise		$f_0 = 10 \text{ Hz}$		1.1			1.1			1.1		pA/√Hz
Current Density	i <sub>n</sub>	$f_0 = 100 \text{ Hz}$		0.7			0.7			0.7		pA/√Hz
·		$f_0 = 1 \text{ kHz}$		0.6			0.6			0.6		pA/√Hz
Large-Signal		$V_0 = \pm 10 \text{ V}$										1
Voltage Gain	$A_{VO}$	$R_L = 10 \text{ k}\Omega$	1500	2300	1	1000	1700		750	1500		V/mV
Ü	"	$R_L = 2 k\Omega$	750	1200		500	900		350	700		V/mV
Input Voltage Range	IVR	(Note3)	±12	±12.		±12	±12.5		±12	±12.5	5	V
Output Voltage Swing Common-Mode	Vo	$R_L \ge 2 k\Omega$	±12	±13.		±12	±13.5		±12	±13.5		V
Rejection	CMR	$V_{CM} = \pm 11 \text{ V}$	106	125		100	120		90	110		dB
Power Supply	Civile	VCM =11 V	100	123		100	120			110		u.b
Rejection Ratio	PSRR	$V_S = \pm 4.5 \text{ V}$ to $\pm 18 \text{ V}$		0.56	3.2		1.0	5.6		1.5	6	μV/V
Slew Rate	SR		1.7	2.4		1.7	2.4		1.7	2.4		V/µs
Supply Current (All Amplifiers)	$I_{SY}$	No Load		4	6.5		4	6.5		4	6.5	mA
Gain Bandwidth Product	GBP			5			5			5		MHz
Channel Separation	CS	$V_{O} = \pm 20 \text{ V p-p}$ $f_{O} = 10 \text{ Hz}$ (Note 1)	125	175		125	175			175		dB
Input Capacitance	$C_{IN}$			3			3			3		pF
Input Resistance Differential-Mode	R <sub>IN</sub>			0.4			0.4			0.4		$M\Omega$
Input Resistance Common-Mode	R <sub>INCM</sub>			20			20			20		GΩ
Settling Time	$t_S$	A <sub>V</sub> = +1, 10 V Step to 0.01%		5			5			5		μs

#### NOTES

Specifications subject to change without notice.

<sup>1.</sup> Guaranteed but not 100% tested.

<sup>2.</sup> Sample tested.

<sup>3.</sup> Guaranteed by CMR test.

## SPECIFICATIONS FLECTRICAL SPECIFICATIONS

**ELECTRICAL SPECIFICATIONS** (Vs =  $\pm$ 15 V,  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , unless otherwise noted.)

			O	P270]	Е		OP27	0 <b>F</b>		OP270	G	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Input Offset Voltage	Vos			25	150		45	275		100	400	μV
Average Input												
Offset Voltage Drift	TCVos			0.2	1		0.4	2		0.7	3	μV/°C
Input Offset Current	$I_{OS}$	$V_{CM} = 0 V$		1.5	30		5	40		15	50	nA
Input Bias Voltage	$I_{\rm B}$	$V_{CM} = 0 V$		6	60		15	70		19	80	nA
Large-Signal		$V_0 = \pm 10 \text{ V}$										
Voltage Gain	A <sub>VO</sub>	$R_{\rm L} = 10 \text{ k}\Omega$	1000	1800	)	600	1400		400	1250		V/mV
		$R_L = 2 k\Omega$	500	900		300	700		225	670		V/mV
Input Voltage Range*	IVR		$\pm 12$	±12.	5	±12	$\pm 12.5$	;	±12	$\pm 12.5$	5	V
Output Voltage Swing	$V_{O}$	$R_L \ge 2 k\Omega$	$\pm 12$	±13.	5	±12	$\pm 13.5$	;	±12	$\pm 13.5$	5	V
Common-Mode												
Rejection	CMR	$V_{CM} = \pm 11 \text{ V}$	100	120		94	115		90	100		dB
Power Supply												
Rejection Ratio	PSRR	$V_{\rm S} = \pm 4.5  {\rm V}$		0.7	5.6		1.8	10		2.0	1.5	μV/V
		to ±18 V										
Supply Current (All Amplifiers)	$I_{SY}$	No Load		4.4	7.2		4.4	7.2		4.4	7.2	mA

<sup>\*</sup> Guaranteed by CMR test.

Specifications subject to change without notice.

#### **OP270**

#### ABSOLUTE MAXIMUM RATINGS1

Supply Voltage
Differential Input Voltage <sup>2</sup>
Differential Input Current <sup>2</sup> ±25 mA
Input Voltage Supply Voltage
Output Short-Circuit Duration
Storage Temperature Range
P, S, Z Package65°C to +150°C
Lead Temperature Range (Soldering, 60 sec)300°C
Junction Temperature ( $T_I$ )65°C to +150°C

#### Operating Temperature Range OP270E, OP270F, OP270G .....-40°C to +85°C NOTES

#### **ORDERING GUIDE**

Model	$T_A = +25^{\circ}C$ $V_{OS} Max$ $(\mu V)$	θ <sub>JC</sub> (°C/W)	θ <sub>JA</sub> * (°C/W)	Temperature Range	Package Description	Package Option
OP270EZ	75	12	134	XIND	8-Lead CERDIP	Q-8 (Z-Suffix)
OP270FZ	150	12	134	XIND	8-Lead CERDIP	Q-8 (Z-Suffix)
OP270GP	250	37	96	XIND	8-Lead PDIP	N-8 (P-Suffix)
OP270GS	250	27	92	XIND	16-Lead SOIC	RW-16 (S-Suffix)

 $<sup>^*\</sup>theta_{JA}$  is specified for worst-case mounting conditions, i.e.,  $\theta_{JA}$  is specified for device in socket for CERDIP and PDIP packages;  $\theta_{JA}$  is specified for device soldered to printed circuit board for SOIC package.

For military processed devices, please refer to the Standard Microcircuit Drawing (SMD) available at www.dscc.dla.mil/programs/milspec/default.asp.

SMD Part Number	ADI Equivalent				
5962-8872101PA	OP270AZMDA				

#### CAUTION -

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP270 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



<sup>&</sup>lt;sup>1</sup> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


 $<sup>^2</sup>$  The OP270's inputs are protected by back-to-back diodes. Current limiting resistors are not used, in order to achieve low noise performance. If differential voltage exceeds +10 V, the input current should be limited to  $\pm 25$  mA.

#### **OUTLINE DIMENSIONS**

### 8-Lead Ceramic Dual In-Line Package [CERDIP] Z-Suffix

(Q-8)

Dimensions shown in inches and (millimeters)




CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETERS DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

#### 8-Lead Plastic Dual In-Line Package [PDIP] P-Suffix

(N-8)

Dimensions shown in inches and (millimeters)



#### COMPLIANT TO JEDEC STANDARDS MO-095AA


CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

#### 16-Lead Standard Small Outline Package [SOIC]

Wide Body S-Suffix

(RW-16)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-013AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN